CUSTOMER NO.: 24498 Ser. No. 10/542,433 Office Action dated: 11/18/2008 Response dated: 03/31/2009

Amendments to the Claims

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of the Claims

- (currently amended) A signal processing apparatus comprising:
 a source of a fixed rate digital signal;
- a signal processor <u>responsive to a burst clock</u>, <u>said signal processor</u> operating in a synchronous-sampling mode for producing a control signal representing a symbol rate; and

an interpolator responsive to the control signal for processing the fixed rate digital signal to yield samples at the symbol rate, said interpolator being further operative to enable a burst clock in response to said samples at the symbol rate being ready to be processed by said signal processor.

- (original) The signal processing apparatus of claim 1 wherein the
 interpolator processes the fixed rate digital signal to yield samples at the symbol rate by
 calculating a symbol value at a symbol location by interpolating a number of fixed rate
 samples adjacent to the symbol location.
- (original) The signal processing apparatus of claim 1 wherein the source of the fixed rate digital signal is an analog to digital converter.
- (original) The signal processing apparatus of claim 1 wherein the interpolator is a cubic interpolator.
- (original) The signal processing apparatus of claim 1 wherein the interpolator is a linear interpolator.
- (original) The signal processing apparatus of claim 1 wherein the interpolator is a piecewise parabolic interpolator.

CUSTOMER NO.; 24498 PATENT Ser. No. 10/542,433 PU030032

Office Action dated: 11/18/2008 Response dated: 03/31/2009

 (original) The signal processing apparatus of claim 1 wherein the interpolator is internal to an integrated circuit.

- (original) The signal processing apparatus of claim 1 wherein the interpolator is implemented using software.
 - (currently amended) Λ method of signal processing comprising the steps of:

receiving a plurality of digital values at a fixed rate of time;
receiving a control signal from a signal processor operating in a
synchronous-sampling mode, <u>said signal processor being responsive to a burst clock; and</u>
calculating a signal level by interpolating the signal level from the plurality of digital
values; and

enabling a burst clock in response to said calculated signal level being available to said signal processor.

- $10. \qquad \hbox{(original) The method of claim 9 wherein the control signal from the signal processor is a symbol rate.}$
- 11. (original) The method of claim 9 wherein the source of the plurality of digital values at a fixed rate of time is an analog to digital converter.
- 12. (original) The method of claim 9 wherein the step of calculating a signal level by interpolating the signal level from the plurality of digital values is preformed using a cubic interpolator.
- 13. (original) The method of claim 9 wherein the step of calculating a signal level by interpolating the signal level from the plurality of digital values is preformed using a linear interpolator.

PATENT PU030032

CUSTOMER NO.: 24498 Ser. No. 10/542,433 Office Action dated: 11/18/2008 Response dated: 03/31/2009

- 14. (original) The method of claim 9 wherein the step of calculating a signal level by interpolating the signal level from the plurality of digital values is preformed using a piecewise parabolic interpolator.
 - (currently amended) A signal processing apparatus comprising:
 a source of an analog signal;

an analog to digital converter for converting the analog signal to a fixed rate digital signal;

a demodulator operating in a synchronous-sampling mode;
a processor <u>responsive to a burst clock</u>, <u>said processor operative</u> for producine a control signal representing a symbol rate; and

an interpolator responsive to the control signal for processing the fixed rate digital signal to yield samples at the symbol rate by calculating a symbol value at a symbol location by interpolating a number of fixed rate samples adjacent to said symbol location and outputting the samples to the demodulator, said interpolator being further operative to enable a burst clock in response to said samples at the symbol rate being ready to be processed by said signal processor.

- (original) The signal processing apparatus of claim 15 wherein the interpolator is a cubic interpolator.
- (original) The signal processing apparatus of claim 15 wherein the interpolator is a linear interpolator.
- (original) The signal processing apparatus of claim 15 wherein the interpolator is a piecewise parabolic interpolator.
- (original) The signal processing apparatus of claim 15 wherein the interpolator is internal to an integrated circuit.
- (original) The signal processing apparatus of claim 15 wherein the interpolator is implemented using software.